

2. (Amended) A CMOS reference voltage circuit for generating and outputting a reference voltage, including:

first and second diode-connected transistors, respectively grounded and driven by two constant currents with a constant current ratio; and

means for amplifying a differential voltage between output voltages of said first and second diode-connected transistors by a predetermined factor and summing a resulting amplified voltage to the output voltage of said first or second diode-connected transistor, in which

said means for amplifying and summing comprises:

first and second operational transconductance amplifiers (OTAs); and

a current mirror circuit, wherein

said first OTA has an output terminal and receives said differential voltage; and

said second OTA has a first input terminal for receiving the output voltage from said first or second diode-connected transistor and has a second input terminal connected to an output terminal of said second OTA and driven with a current proportional to an output current of said first OTA, an output terminal voltage of said second OTA being said reference voltage;

said current mirror circuit having an input end connected to the output terminal of the first OTA and an output end connected to the second input terminal of the second OTA,

wherein the transconductance  $gm_1$  of said first OTA is equal to the transconductance  $gm_2$  of said second OTA ( $gm_1 = gm_2$ ); and

the current ratio of an input current to an output current in said current mirror circuit being set to  $1:K_2$ , where  $K_2 > 1$ , to attain a desired amplification factor.

HAYES SOLOWAY P.C.  
130 W. CUSHING ST.  
TUCSON, AZ 85701  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567

3. (Amended) A CMOS reference voltage circuit for generating and outputting a reference voltage, including:

first and second diode-connected transistors, respectively grounded and driven by two constant currents with a constant current ratio; and

means for amplifying a differential voltage between output voltages of said first and second diode-connected transistors by a predetermined factor and summing a resulting amplified voltage to the output voltage of said first or second diode-connected transistor, in which

said means for amplifying and summing comprises:

first and second operational transconductance amplifiers (OTAs); and

a current mirror circuit, wherein

said first OTA has an output terminal and receives said differential voltage; and

said second OTA has a first input terminal for receiving the output voltage from said first or second diode-connected transistor and has a second input terminal connected to an output terminal of said second OTA and driven with a current proportional to an output current of said first OTA, an output terminal voltage of said second OTA being said reference voltage;

said current mirror circuit having an input end connected to the output terminal of the first OTA and an output end connected to the second input terminal of the second OTA,

wherein the current ratio of an input current to an output current in said current mirror circuit is 1:1; and

wherein the transconductance  $gm_1$  of said first OTA1 and the transconductance  $gm_2$  of said second OTA 2 are set so that

A24  
Cont.

HAYES SOLOWAY P.C.  
130 W. CUSHING ST.  
TUCSON, AZ 85701  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567

$gm1 = K2 \times gm2$ , where  $K2 > 1$

to attain a desired amplification factor.

4. (Amended) A CMOS reference voltage circuit for generating and outputting a reference voltage, including:

first and second diode-connected transistors, respectively grounded and driven by two constant currents with a constant current ratio; and

means for amplifying a differential voltage between output voltages of said first and second diode-connected transistors by a predetermined factor and summing a resulting amplified voltage to the output voltage of said first or second diode-connected transistor, in which

said means for amplifying and summing comprises:

first and second operational transconductance amplifiers (OTAs); and

a current mirror circuit, wherein

said first OTA has an output terminal and receives said differential voltage; and

said second OTA has a first input terminal for receiving the output voltage from said first or second diode-connected transistor and has a second input terminal connected to an output terminal of said second OTA and driven with a current proportional to an output current of said first OTA, an output terminal voltage of said second OTA being said reference voltage;

said current mirror circuit having an input end connected to the output terminal of the first OTA and an output end connected to the second input terminal of the second OTA,

wherein the current ratio of an input current to an output current in said current mirror circuit is set to  $1:K2$ , where  $K2 > 1$ ; and

A24  
cont.

wherein the transconductance  $gm_1$  of said first OTA1 and the transconductance  $gm_2$  of said second OTA 2 are set so that

$$gm_1 = K_3 \times gm_2, \text{ where } K_3 > 1$$

to attain a desired amplification factor.

5. (Amended) A CMOS reference voltage circuit for generating and outputting a reference voltage, including:

first and second diode-connected transistors, respectively grounded and driven by two constant currents with a constant current ratio; and

means for amplifying a differential voltage between output voltages of said first and second diode-connected transistors by a predetermined factor and summing a resulting amplified voltage to the output voltage of said first or second diode-connected transistor, in which

said means for amplifying and summing comprises  $(K_2+1)$  differential pairs,  $K_2$  being an integer greater than 1, wherein

the first differential pair receives said differential voltage;

one transistor of the second differential pair receives the output voltage of the first or second diode-connected transistor, whilst the other transistor of said second differential pair is diode-connected and is driven with a current proportional to an output current of one of the transistors of the first differential pair;

output voltages of diode-connected transistors of the second to number  $K_2$  differential pairs are applied to one of the differential pair transistors of the third to the number  $(K_2+1)$  differential pairs, respectively, whilst the other transistors of the differential pair transistors are

diode-connected and driven by currents proportional to the output current of the one transistor of the first differential pair;

the first to number  $(K2+1)$  differential pairs are driven with the  $(K2+1)$  constant currents bearing a predetermined constant current ratio relative to one another; and

the differential input voltages of the second to number  $(K2+1)$  differential pairs are summed together to produce an amplified voltage with a desired amplification factor.

6. (Amended) A CMOS reference voltage circuit for generating and outputting a reference voltage, including:

first and second diode-connected transistors, respectively grounded and driven by two constant currents with a constant current ratio; and

means for amplifying a differential voltage between output voltages of said first and second diode-connected transistors by a predetermined factor and summing a resulting amplified voltage to the output voltage of said first or second diode-connected transistor, in which

said means for amplifying and summing comprises  $(K2+1)$  differential pairs,  $K2$  being an integer greater than 1, wherein

the first differential pair receives said differential voltage;

one transistor of the second differential pair receives the output voltage of the first or second diode-connected transistor, whilst the other transistor of said second differential is diode-connected;

the differential transistors of the third to number  $K2$  differential pairs are diode-connected, a diode-connected differential transistor of a preceding stage and a diode-connected

A24  
cont.

HAYES SOLOWAY P.C.  
130 W. CUSHING ST.  
TUCSON, AZ 85701  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567

differential transistor of a subsequent stage being driven by constant currents with a predetermined constant current ratio  $K_2$ ;

the differential transistors of the number  $(K_2+1)$  differential pairs are diode-connected, one diode-connected differential transistor being driven by a constant current along with the other diode-connected differential transistor of a preceding stage, the other diode-connected transistor being driven with the current proportional to the output current of said first differential pair;

the first to number  $(K_2+1)$  differential pairs are driven with  $(K_2+1)$  constant currents bearing a certain constant current ratio to one another; and

the differential input voltages of the second to number  $(K_2+1)$  differential pairs are summed together to produce a desired amplification factor.

7. (Amended) A CMOS reference voltage circuit for generating and outputting a reference voltage, including:

first and second diode-connected transistors, respectively grounded and driven by two constant currents with a constant current ratio; and

means for amplifying a differential voltage between output voltages of said first and second diode-connected transistors by a predetermined factor and summing a resulting amplified voltage to the output voltage of said first or second diode-connected transistor, in which

said means for amplifying and summing is comprised of two differential pairs,

one of the differential transistors of a second one of said differential pairs receiving the output voltage of the first or second diode-connected transistors, the other differential transistor

being diode-connected and being driven with a current proportional to an output current of one of the transistors of the first differential pair;

said first differential pair and the second differential pair being driven with two constant currents having a constant current ratio to each other;

an operating input voltage range of said second differential pair being a predetermined number multiple of the operating input voltage range of said first differential pair to produce a desired amplification factor.

A24  
cont.

8. (Amended) The CMOS reference voltage circuit as defined in claim 7 wherein the emitter area of said first diode-connected transistor is equal to the emitter area of said second diode-connected transistor, with the ratio of two constant currents corresponding to said first and second diode-connected transistors not being equal to 1.

9. (Amended) The CMOS reference voltage circuit as defined in claim 7 wherein the size of the first diode-connected transistor is K1 times the size of the second diode-connected transistor, with the driving current ratio of said first and second diode-connected transistors not being equal to 1,

wherein K1 is an integer greater than 1.

10. (Amended) The CMOS reference voltage circuit as defined in claim 7 wherein the size of the first diode-connected transistor differs from the size of the second diode-connected transistor, with the driving current ratio of said first and second diode-connected transistors being equal to 1.

11. (Amended) The CMOS reference voltage circuit as defined in claim 7 further comprising a third differential pair, wherein the gate W/L ratio of each transistor of said first

HAYES SOLOWAY P.C.  
130 W. CUSHING ST.  
TUCSON, AZ 85701  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567

A24 differential pair is  $K_2$  times the gate W/L ratio of each transistor of said second differential pair, W and L being the gate width and the gate length of the transistor, respectively;

the driving current of said second differential pair being  $K_3$  times the driving current of said third differential pair; the output current of the first differential pair being multiplied by  $K_3$  to drive the diode-connected transistor of the second differential pair to produce the desired amplification factor;

wherein  $K_2$  and  $K_3$  are integers greater than 1.

---

A25 17. A reference voltage circuit, comprising:

first and second emitter-grounded bipolar transistors, each having a base connected to a collector, with each collector being fed with a respective constant current;

first and second operational conductance amplifiers (OTAs), each having at least a first input terminal and a second input terminal and adapted for outputting from an output terminal a current proportional to a differential voltage between voltages applied to said first and second input terminals; and

a current mirror circuit having at least an input end and an output end, with the ratio of the current fed to said input end to the current output from the output end being of a predetermined value, wherein

the collectors of the first and second bipolar transistors are connected respectively to the first and second input terminals of the first OTA;

said output terminal of said first OTA is connected to said input end of said current mirror circuit;

HAYES SOLOWAY P.C.  
130 W. CUSHING ST.  
TUCSON, AZ 85701  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567



the output terminal of said second OTA and said collector of said second bipolar transistor are respectively connected to the first and second input terminals of said second OTA; and

a connection node of said first input terminal and the output terminal of said second OTA are connected to said output end of said current mirror circuit, said output terminal of said second OTA outputting a reference voltage; wherein

the ratio of the emitter area of the first bipolar transistor to the emitter area of the second bipolar transistor is of a value different from 1 and the respective constant currents are equal and are supplied to the respective collectors;

the ratio of the emitter area of the first bipolar transistor to the emitter area of the second bipolar transistor being of a value equal to 1 and the ratio of the respective constant currents driving the first bipolar transistor and the second bipolar transistor being of a value different from 1; or

the ratio of the emitter area of the first bipolar transistor to the emitter area of the second bipolar transistor being of a value different from 1 and the ratio of the respective constant currents driving the first bipolar transistor and the second bipolar transistor being of a value different from 1; and

the differential voltage  $\Delta V_{BE}$  of the base-to-emitter voltages ( $V_{BE1}$  and  $V_{BE2}$ , respectively) of said first and second bipolar transistors being of a value proportional to  $V_T$  (thermal voltage) having a positive temperature characteristic;

the current ratio of said current mirror circuit being  $K_2$ ;

A25  
cont.

HAYES SOLOWAY P.C.  
130 W. CUSHING ST.  
TUCSON, AZ 85701  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567

the values of transconductance of said first and second OTAs being  $gm_1$  and  $gm_2$ , respectively; and

the reference voltage output from said output end of said second OTA being given by  $V_{BE2} + \{K_2 \times \Delta V_{BE} \times gm_1\}/gm_2$ .

18. (Amended) A reference voltage circuit comprising:

first and second bipolar transistors, each having an emitter grounded and having a base connected to a collector, with each collector being fed with a respective constant current;

a first differential pair comprised of a pair of MOS transistors, having sources connected in common and driven with a single constant current and having gates for receiving differentially base-to-emitter voltages of said first and second bipolar transistors;

a current mirror circuit having an input end and plural ( $K_2$ ) number of output ends, said current mirror circuit receiving from said input end an output current of said first differential pair and outputting output currents proportional to the input current at said plural ( $K_2$ ) number of output ends;

a second differential pair comprised of a pair of MOS transistors, having sources connected in common and driven with a single constant current, one of the MOS transistors having a gate fed with the base-to-emitter voltage of said second bipolar transistor and the other MOS transistor having a gate connected to a drain and connected to the first output end of said current mirror circuit; and

third to number ( $K_2+1$ ) differential pairs, each comprised of a pair of MOS transistors, having sources connected in common and driven with a single constant current, one MOS transistor of said differential pair of said third to number ( $K_2 + 1$ ) differential pairs having a

A25  
cont.

HAYES SOLOWAY P.C.  
130 W. CUSHING ST.  
TUCSON, AZ 85701  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567

gate connected to a gate of a MOS transistor of a preceding stage differential pair having a drain connected to a gate, the other MOS transistor of said differential pair having a drain connected to a gate and connected to a corresponding output end of the current mirror circuit;

a reference voltage being taken out at the drain of the other MOS transistor of the number (K2+1) differential pair having the drain and the gate connected together.

19. (Amended) A reference voltage circuit comprising:

first and second bipolar transistors, each having a emitter grounded and having a base connected to a collector, with each collector being fed with a respective constant current;

a first differential pair comprised of a pair of MOS transistors, having sources connected in common driven with a single constant current and having gates for receiving differentially base-to-emitter voltages of said first and second bipolar transistors;

a first current mirror circuit having an input end and an output end, said first current mirror circuit receiving from said input end an output current of said first differential pair and outputting output currents proportional to the input current at said output end;

a second current mirror circuit having an input end and plural (K2) number of output ends, said second current mirror circuit receiving from said input end a constant current from a constant current source and outputting output currents proportional to the input constant current at said K2 output ends;

a second differential pair comprised of a pair of MOS transistors, having sources connected in common driven with a single constant current, one of the MOS transistors having a gate fed with the base-to-emitter voltage of said second bipolar transistor and the other MOS

HAYES SOLOWAY P.C.  
130 W. CUSHING ST.  
TUCSON, AZ 85701  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567

transistor having a gate connected to a drain and connected to the first output end of said second current mirror circuit;

third to number  $K2$  differential pairs, each comprised of a pair of MOS transistors, having sources connected in common driven with a single constant current, each MOS transistor having a drain and a gate connected together, one MOS transistor of said differential pair of said third to number  $(K2 + 1)$  differential pairs, having a drain connected to a drain of the other MOS transistor of a preceding stage differential pair, said other MOS transistor having a drain and a gate connected together, said drain of said one MOS transistor being connected to the corresponding output end of the second current mirror circuit,

the other MOS transistor of said differential pair, having a drain connected to a drain of one MOS transistor of a subsequent stage differential pair, said one MOS transistor having a drain and a gate connected together, said drain of the other MOS transistor being connected to a corresponding output end of said second current mirror circuit; and

a number  $(2K2+1)$  differential pair comprising a pair of MOS transistors having sources connected in common driven with a single constant current, each MOS transistor of said pair having a drain and a gate connected together, the drain of one of the MOS transistors being connected to the drain of the other MOS transistor of the number  $K2$  differential pair having a drain and a gate connected together, said drain being connected to said output end of said first current mirror circuit, a reference voltage being taken out at the drain of the other MOS transistor as an output terminal.

20. (Amended) The reference voltage circuit as defined in claim 18 wherein

HAYES SOLOWAY P.C.  
130 W. CUSHING ST.  
TUCSON, AZ 85701  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567

the ratio of the emitter area of the first bipolar transistor to the emitter area of the second bipolar transistor is of a value different from 1 and the respective constant currents are equal and are supplied to the respective collectors;

the ratio of the emitter area of the first bipolar transistor to the emitter area of the second bipolar transistor is of a value equal to 1 and the ratio of the respective constant currents driving the first bipolar transistor and the second bipolar transistor is of a value different from 1; or

the ratio of the emitter area of the first bipolar transistor to the emitter area of the second bipolar transistor is of a value different from 1 and the ratio of the respective constant currents driving the first bipolar transistor and the second bipolar transistor is of a value different from 1; and wherein

the differential voltage  $\Delta V_{BE}$  of the base-to-emitter voltages ( $V_{BE1}$  and  $V_{BE2}$ , respectively) of said first and second bipolar transistors is of a value proportional to  $V_T$  (thermal voltage) having a positive temperature characteristic;

the reference voltage output from said number  $(K2 + 1)$  differential pair being given by  $V_{BE2} + K2 \times \Delta V_{BE}$ .

21. A reference voltage circuit comprising:

first and second bipolar transistors, each having a emitter grounded and having a base connected to a collector, with each collector being fed with a respective constant current;

a first differential pair comprised of a pair of MOS transistors, having sources connected in common driven with a single constant current and having gates for receiving differentially base-to-emitter voltages of said first and second bipolar transistors;

A25  
cont

HAYES SOLOWAY P.C.  
130 W. CUSHING ST.  
TUCSON, AZ 85701  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567

A25 a current mirror circuit having an input end and an output end, said input end being fed with an output current of said first differential pair and said output end outputting an output current corresponding to a preset proportion of the input current; and

a second differential pair comprised of a pair of MOS transistors, having sources connected in common driven with a single constant current, the gate of one of the MOS transistors being fed with the base-to-emitter voltage of said second bipolar transistor, the other MOS transistor having a drain and a gate connected together and connected to said output end of said current mirror circuit;

a reference voltage being taken out from the drain of the other MOS transistor of said second differential pair as an output terminal.

A26 27. (Amended) The reference voltage circuit as defined in claim 19 wherein the ratio of the emitter area of the first bipolar transistor to the emitter area of the second bipolar transistor is of a value different from 1 and the respective constant currents are equal and are supplied to the respective collectors;

the ratio of the emitter area of the first bipolar transistor to the emitter area of the second bipolar transistor is of a value equal to 1 and the ratio of the respective constant currents driving the first bipolar transistor and the second bipolar transistor is of a value different from 1; or

the ratio of the emitter area of the first bipolar transistor to the emitter area of the second bipolar transistor is of a value different from 1 and the ratio of the respective constant currents driving the first bipolar transistor and the second bipolar transistor is of a value different from 1; and wherein

HAYES SOLOWAY P.C.  
130 W. CUSHING ST.  
TUCSON, AZ 85701  
TEL. 520.882.7623  
FAX. 520.882.7643

175 CANAL STREET  
MANCHESTER, NH 03101  
TEL. 603.668.1400  
FAX. 603.668.8567